

# JE40 HR DIS/UMA/Muxless Schematics Document Sandy Bridge Intel PCH



*DY :None Installed*  
*DIS:DIS installed*  
*DIS\_Muxless :BOTH DIS or Muxless installed*  
*DIS\_PX:BOTH DIS or PX installed*  
*DIS\_PX\_Muxless:DIS or PX or Muxless installed.*  
*Muxless: Muxless installed.(PX4.0)*  
*PX:MUX installed.(PX3.0)*  
*PX\_Muxless:BOTH PX or Muxless installed.*  
*UMA:UMA installed*  
*UMA\_Muxless:BOTH UMA or Muxless installed*  
*UMA\_PX\_Muxless:UMA or PX or Muxless installed*

*ANNIE: ONLY FOR ANNIE solution.*  
*PSL: KBC795 PSL circuit for 10mW solution installed.*  
*10mW: External circuit for 10mW solution installed.*  
*65W: for 65W adaptor installed.*  
*90W: for 90W adaptor installed.*


HR UMA

|                                                                            |                                   |                            |     |
|----------------------------------------------------------------------------|-----------------------------------|----------------------------|-----|
| <b>緯創資通</b>                                                                |                                   | <b>Wistron Corporation</b> |     |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                                   |                            |     |
| Title                                                                      |                                   |                            |     |
| <b>Cover Page</b>                                                          |                                   |                            |     |
| Size<br>A3                                                                 | Document Number<br><b>JE40-HR</b> | Rev<br><b>-1</b>           |     |
| Date: Thursday, December 02, 2010                                          | Sheet 1                           | of                         | 102 |

# JE40 HR Block Diagram (Discrete/UMA/co-lay)

Project code : 91.4IQ01.001  
PCB P/N : 48.4IQ01.0SA  
Revision : 10267-1

| SYSTEM DC/DC   |                                    | CPU DC/DC           |                                              |
|----------------|------------------------------------|---------------------|----------------------------------------------|
| APL5916KAI 48  |                                    | NCP6131S52MNR 42~43 |                                              |
| INPUTS         | OUTPUTS                            | INPUTS              | OUTPUTS                                      |
| 1D05V_PWR      | 0D85V_S0                           | DCBATOUT            | VCC_CORE                                     |
| SYSTEM DC/DC   |                                    | SYSTEM DC/DC        |                                              |
| UP6128PQDD 45  |                                    | UP6183PQAG 41       |                                              |
| INPUTS         | OUTPUTS                            | INPUTS              | OUTPUTS                                      |
| DCBATOUT       | 1D05V_VTT                          | DCBATOUT            | 5V_AUX_S5<br>3D3V_AUX_S5<br>5V_S5<br>3D3V_S5 |
| SYSTEM DC/DC   |                                    | SYSTEM DC/DC        |                                              |
| UP6165BQKF 46  |                                    | SYSTEM DC/DC        |                                              |
| INPUTS         | OUTPUTS                            | NCP5911MNTBG 44     |                                              |
| DCBATOUT       | 1D5V_S3<br>0D75V_S0<br>DDR_VREF_S3 | INPUTS              | OUTPUTS                                      |
| SYSTEM DC/DC   |                                    | DCBATOUT            | VCC_GFXCORE_PWR                              |
| SYSTEM DC/DC   |                                    | VGA                 |                                              |
| RT8208BGQW 92  |                                    | INPUTS              | OUTPUTS                                      |
| SYSTEM DC/DC   |                                    | DCBATOUT            | VGA_CORE                                     |
| SYSTEM DC/DC   |                                    | TI CHARGER          |                                              |
| BQ24745RHDR 40 |                                    | INPUTS              | OUTPUTS                                      |
| SYSTEM DC/DC   |                                    | DCBATOUT            | BT+                                          |
| SYSTEM DC/DC   |                                    | SYSTEM DC/DC        |                                              |
| RT9025 47      |                                    | SYSTEM DC/DC        |                                              |
| INPUTS         | OUTPUTS                            | RT9025-25PSP 93     |                                              |
| 3D3V_S0        | 1D8V_S0                            | INPUTS              | OUTPUTS                                      |
| SYSTEM DC/DC   |                                    | 1D5V_S3             | 1V_VGA_S0                                    |
| SYSTEM DC/DC   |                                    | 3D3V_S5             | 1D8V_VGA_S0                                  |
| SYSTEM DC/DC   |                                    | Switches            |                                              |
| SYSTEM DC/DC   |                                    | INPUTS              | OUTPUTS                                      |
| SYSTEM DC/DC   |                                    | 1D5V_S3             | 1D5V_VGA_S0                                  |
| SYSTEM DC/DC   |                                    | 3D3V_S0             | 3D3V_VGA_S0                                  |
| SYSTEM DC/DC   |                                    | PCB LAYER           |                                              |
| SYSTEM DC/DC   |                                    | L1:Top L4:Signal    |                                              |
| SYSTEM DC/DC   |                                    | L2:VCC L5:GND       |                                              |
| SYSTEM DC/DC   |                                    | L3:Signal L6:Bottom |                                              |



| Pin Name | Strap Description                   | Configuration (Default value for each bit is 1 unless specified otherwise)                                                                                                                                                                       | Default Value |
|----------|-------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| CFG[2]   | PCI-Express Static Lane Reversal    | 1: Normal Operation.<br>0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...                                                                                                                                                                           | 1             |
| CFG[4]   |                                     | Disabled - No Physical Display Port attached to Embedded DisplayPort.<br>Enabled - An external Display Port device is connected to the EMBEDDED display Port                                                                                     | 0             |
| CFG[6:5] | PCI-Express Port Bifurcation Straps | 11 : x16 - Device 1 functions 1 and 2 disabled<br>10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled<br>01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled)<br>00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled | 11            |
| CFG[7]   | PEG DEFER TRAINING                  | 1: PEG Train immediately following xCRESETB deassertion<br>0: PEG Wait for BIOS for training                                                                                                                                                     | 1             |

| Voltage Rails                                                                                                                                     |                                                                                                                     |              |                                                   |
|---------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|--------------|---------------------------------------------------|
| POWER PLANE                                                                                                                                       | VOLTAGE                                                                                                             | ACTIVE IN    | DESCRIPTION                                       |
| 5V_S0<br>3D3V_S0<br>1D8V_S0<br>1D5V_S0<br>1D05V_VTT<br>0D85V_S0<br>0D75V_S0<br>VCC_CORE<br>VCC_GFXCORE<br>1D8V_VGA_S0<br>3D3V_VGA_S0<br>1V_VGA_S0 | 5V<br>3.3V<br>1.8V<br>1.5V<br>1.05V<br>0.95 - 0.85V<br>0.75V<br>0.35V to 1.5V<br>0.4 to 1.25V<br>1.8V<br>3.3V<br>1V | S0           | CPU Core Rail<br>Graphics Core Rail               |
| 5V_USBX_S3<br>1D5V_S3<br>DDR_VREF_S3                                                                                                              | 5V<br>1.5V<br>0.75V                                                                                                 | S3           |                                                   |
| BT+<br>DCDATOUT<br>5V_S5<br>5V_AUX_S5<br>3D3V_S5<br>3D3V_AUX_S5                                                                                   | 6V-14.1V<br>6V-14.1V<br>5V<br>5V<br>3.3V<br>3.3V                                                                    | All S states | AC Brick Mode only                                |
| 3D3V_LAN_S5                                                                                                                                       | 3.3V                                                                                                                | WOL_EN       | Legacy WOL                                        |
| 3D3V_AUX_KBC                                                                                                                                      | 3.3V                                                                                                                | DSW, Sx      | ON for supporting Deep Sleep states               |
| 3D3V_AUX_S5                                                                                                                                       | 3.3V                                                                                                                | G3, Sx       | Powered by Li Coin Cell in G3<br>and +V3ALW in Sx |


## PCIE Routing

## SATA Table

| SATA |        |
|------|--------|
| Pair | Device |
| 0    | HDD1   |
| 1    | HDD2   |
| 2    | N/A    |
| 3    | N/A    |
| 4    | ODD    |
| 5    | ESATA  |

| Pair | Device                                |
|------|---------------------------------------|
| 0    | Touch Panel / 3G SIM                  |
| 1    | USB Ext. port 1 (HS)                  |
| 2    | Fingerprint                           |
| 3    | BLUETOOTH                             |
| 4    | Mini Card2 (WWAN)                     |
| 5    | CARD READER                           |
| 6    | X                                     |
| 7    | X                                     |
| 8    | USB Ext. port 4 / E-SATA /USB CHARGER |
| 9    | USB Ext. port 2                       |
| 10   | EDP CAMERA                            |
| 11   | Mini Card1 (WLAN)                     |
| 12   | CAMERA                                |
| 13   | New eMMC / Mobilelekt                 |

| I <sup>2</sup> C / SMBus Addresses                                               |         | HURON RIVER ORB                                                                                                                              |
|----------------------------------------------------------------------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------|
| Device                                                                           | Ref Des | Address Hex Bus                                                                                                                              |
| EC SMBus 1<br>Battery<br>CHARGER                                                 |         | BAT_SCL/BAT_SDA<br>BAT_SCL/BAT_SDA<br>BAT_SCL/BAT_SDA                                                                                        |
| EC SMBus 2<br>PCH<br>eDP                                                         |         | SML1_CLK/SML1_DATA<br>SML1_CLK/SML1_DATA<br>SML1_CLK/SML1_DATA                                                                               |
| PCH SMBus<br>SO-DIMMA (SPD)<br>SO-DIMMB (SPD)<br>Digital Pot<br>G-Sensor<br>MINI |         | PCH_SMBDATA/PCH_SMCB<br>PCH_SMBDATA/PCH_SMCB<br>PCH_SMBDATA/PCH_SMCB<br>PCH_SMBDATA/PCH_SMCB<br>PCH_SMBDATA/PCH_SMCB<br>PCH_SMBDATA/PCH_SMCB |

|                                                                                       |                             |                                                                                                             |          |
|---------------------------------------------------------------------------------------|-----------------------------|-------------------------------------------------------------------------------------------------------------|----------|
| HR UMA                                                                                |                             |                                                                                                             |          |
|  |                             | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |          |
| Title                                                                                 |                             |                                                                                                             |          |
| <b>Table of Content</b>                                                               |                             |                                                                                                             |          |
| Size<br>A3                                                                            | Document Number             | Rev<br><b>-1</b>                                                                                            |          |
| <b>JE40-HR</b>                                                                        |                             |                                                                                                             |          |
| Date:                                                                                 | Thursday, December 02, 2010 | Sheet                                                                                                       | 3 of 102 |

CPU1A  
SANDY  
62.10055.421  
Change:62.10053.611  
2nd = 62.10055.321  
3rd = 62.10040.821

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.



NOTE:  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.




NOTE.  
If PEG is not implemented, the RX&TX pairs can be left as No Connect

PEG Static Lane Reversal

|           |     |             |      |              |           |
|-----------|-----|-------------|------|--------------|-----------|
| PEG_TXN0  | M29 | PEG C TXN15 | C401 | Do Not Stuff | PEG_TXN15 |
| PEG_TXN1  | M32 | PEG C TXN14 | C402 | Do Not Stuff | PEG_TXN14 |
| PEG_TXN2  | M31 | PEG C TXN13 | C403 | Do Not Stuff | PEG_TXN13 |
| PEG_TXN3  | L32 | PEG C TXN12 | C404 | Do Not Stuff | PEG_TXN12 |
| PEG_TXN4  | L29 | PEG C TXN11 | C405 | Do Not Stuff | PEG_TXN11 |
| PEG_TXN5  | K31 | PEG C TXN10 | C406 | Do Not Stuff | PEG_TXN10 |
| PEG_TXN6  | K28 | PEG C TXN9  | C407 | Do Not Stuff | PEG_TXN9  |
| PEG_TXN7  | J30 | PEG C TXN8  | C408 | Do Not Stuff | PEG_TXN8  |
| PEG_TXN8  | J28 | PEG C TXN7  | C409 | Do Not Stuff | PEG_TXN7  |
| PEG_TXN9  | H29 | PEG C TXN6  | C410 | Do Not Stuff | PEG_TXN6  |
| PEG_TXN10 | G27 | PEG C TXN5  | C411 | Do Not Stuff | PEG_TXN5  |
| PEG_TXN11 | E29 | PEG C TXN4  | C412 | Do Not Stuff | PEG_TXN4  |
| PEG_TXN12 | E27 | PEG C TXN3  | C413 | Do Not Stuff | PEG_TXN3  |
| PEG_TXN13 | D28 | PEG C TXN2  | C414 | Do Not Stuff | PEG_TXN2  |
| PEG_TXN14 | E26 | PEG C TXN1  | C415 | Do Not Stuff | PEG_TXN1  |
| PEG_TXN15 | E25 | PEG C TXN0  | C416 | Do Not Stuff | PEG_TXN0  |


|           |     |             |      |              |           |
|-----------|-----|-------------|------|--------------|-----------|
| PEG_TXP0  | M28 | PEG C TXP15 | C417 | Do Not Stuff | PEG_TXP15 |
| PEG_TXP1  | M33 | PEG C TXP14 | C418 | Do Not Stuff | PEG_TXP14 |
| PEG_TXP2  | M30 | PEG C TXP13 | C419 | Do Not Stuff | PEG_TXP13 |
| PEG_TXP3  | L31 | PEG C TXP12 | C420 | Do Not Stuff | PEG_TXP12 |
| PEG_TXP4  | L28 | PEG C TXP11 | C421 | Do Not Stuff | PEG_TXP11 |
| PEG_TXP5  | K30 | PEG C TXP10 | C422 | Do Not Stuff | PEG_TXP10 |
| PEG_TXP6  | K27 | PEG C TXP9  | C423 | Do Not Stuff | PEG_TXP9  |
| PEG_TXP7  | J29 | PEG C TXP8  | C424 | Do Not Stuff | PEG_TXP8  |
| PEG_TXP8  | J27 | PEG C TXP7  | C425 | Do Not Stuff | PEG_TXP7  |
| PEG_TXP9  | H28 | PEG C TXP6  | C426 | Do Not Stuff | PEG_TXP6  |
| PEG_TXP10 | G28 | PEG C TXP5  | C427 | Do Not Stuff | PEG_TXP5  |
| PEG_TXP11 | E28 | PEG C TXP4  | C428 | Do Not Stuff | PEG_TXP4  |
| PEG_TXP12 | F28 | PEG C TXP3  | C429 | Do Not Stuff | PEG_TXP3  |
| PEG_TXP13 | D27 | PEG C TXP2  | C430 | Do Not Stuff | PEG_TXP2  |
| PEG_TXP14 | E26 | PEG C TXP1  | C431 | Do Not Stuff | PEG_TXP1  |
| PEG_TXP15 | D25 | PEG C TXP0  | C432 | Do Not Stuff | PEG_TXP0  |

CPU1B  
SANDY

Signal Routing Guideline:  
SM\_RCOMP keep routing length less than 500 mils.

|                                                                                     |                             |                                                                                                             |      |           |
|-------------------------------------------------------------------------------------|-----------------------------|-------------------------------------------------------------------------------------------------------------|------|-----------|
| HR UMA                                                                              |                             |                                                                                                             |      |           |
|  |                             | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien Z21, Taiwan, P.O.C. |      |           |
| Title                                                                               |                             |                                                                                                             |      |           |
| <b>CPU (THERMAL/CLOCK/PMC)</b>                                                      |                             |                                                                                                             |      |           |
| Size<br>Custom                                                                      | Document Number             |                                                                                                             |      | Rev       |
|                                                                                     | <b>JE40-HR</b>              |                                                                                                             |      | <b>-1</b> |
| Date:                                                                               | Thursday, December 02, 2010 | Sheet                                                                                                       | 5 of | 102       |

SSID = CPU



HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|           |                             |                |
|-----------|-----------------------------|----------------|
| Title     |                             |                |
| CPU (DDR) |                             |                |
| Size      | Document Number             | Rev            |
| A3        | JE40-HR                     | -1             |
| Date:     | Thursday, December 02, 2010 | Sheet 6 of 102 |



http://hoi.elektornika.orgspot.com/



SSID = CPU

| PEG Static Lane Reversal |                                                                                              |
|--------------------------|----------------------------------------------------------------------------------------------|
| CFG2                     | 1: Normal Operation; Lane # definition matches socket pin map definition<br>0: Lane Reversed |

DIS\_PX\_Muxless



HR UMA

|                                                                            |                         |
|----------------------------------------------------------------------------|-------------------------|
| 緯創資通 Wistron Corporation                                                   |                         |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                         |
| Title CPU (RESERVED)                                                       |                         |
| Size A3                                                                    | Document Number JE40-HR |
| Date: Thursday, December 02, 2010                                          | Rev -1                  |
| Sheet 7 of 102                                                             |                         |

<http://ngoi.elektorninja.blogspot.com/>






SSID = CPU

VAXG Output Decoupling Recommendation:  
 2 x 470 uF at Bottom Socket Edge  
 2 x 22 uF at Top Socket Cavity  
 4 x 22 uF at Top Socket Edge  
 2 x 22 uF at Bottom Socket Cavity  
 4 x 22 uF at Bottom Socket Edge

R906,R907 close to CPU



Disabling Guidelines for External Graphics Designs:  
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.  
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed

VCCPLL Output Decoupling Recommendation:  
1 x 330 uF  
2 x 1 uF  
1 x 10 uF



HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                          |                             |            |           |
|--------------------------|-----------------------------|------------|-----------|
| Title                    |                             |            |           |
| <b>CPU (VCC GFXCORE)</b> |                             |            |           |
| Size<br>A3               | Document Number             |            | Rev       |
|                          | <b>JE40-HR</b>              |            | <b>-1</b> |
| Date:                    | Thursday, December 02, 2010 | Sheet 9 of | 102       |

<http://hoi.elektronika.blogspot.com/>

SSID = CPU



HR UMA

|                                                                            |                             |                     |           |
|----------------------------------------------------------------------------|-----------------------------|---------------------|-----------|
| 緯創資通                                                                       |                             | Wistron Corporation |           |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                             |                     |           |
| Title                                                                      |                             |                     |           |
| CPU (VSS)                                                                  |                             |                     |           |
| Size                                                                       | Document Number             | Rev                 |           |
| A3                                                                         | JE40-HR                     | -1                  |           |
| Date:                                                                      | Thursday, December 02, 2010 | Sheet               | 10 of 102 |

http://ngoi.elektornika.blogspot.com/

www.vinafix.vn

JE40 delete XDP function

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size A3

Document Number JE40-HR

Date: Thursday, December 02, 2010

Rev -1

Sheet 11 of 102

( Blanking )

HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

**JE40-HR**

Rev

**-1**

Date: Thursday, December 02, 2010

Sheet 12 of 102

( Blanking )


HR UMA

|                                                                                                                                          |                                    |                   |
|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                                    |                   |
| Title <div>Reserved</div>                                                                                                                |                                    |                   |
| Size <div>A4</div>                                                                                                                       | Document Number <div>JE40-HR</div> | Rev <div>-1</div> |
| Date: Thursday, December 02, 2010                                                                                                        |                                    | Sheet 13 of 102   |






## SSID = MEMORY



**Note:**  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



**Layout Note:**  
Place these Caps near  
SO-DIMMB.

DM2  
DDR3-204P-126-GP  
**62.10024.D41**

2nd = 62.10017.R91  
3rd = 62.10017.V61  
4th = 62.10017.X51

**H = 8mm**

<http://hoiyelektronika.blogspot.com/>

HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                     |                             |             |           |
|---------------------|-----------------------------|-------------|-----------|
| Title               |                             |             |           |
| <b>DDR3-SODIMM2</b> |                             |             |           |
| Size<br>Custom      | Document Number             |             | Rev       |
|                     | <b>JE40-HR</b>              |             | <b>-1</b> |
| Date:               | Thursday, December 02, 2010 | Sheet 15 of | 102       |

(Blanking)

HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DDR3-SODIMM2**

Size  
A4

Document Number


**JE40-HR**

Rev

**-1**

Date: Thursday, December 02, 2010

Sheet 16 of 102




**L\_DDC\_DATA(PAGE17):**  
This signal is on the LVDS interface.  
This signal needs to be left NC if eDP is  
used for the local flat panel display

Place near PCH  
UMA\_Muxless



Impedance:90 ohm

JE40 delete LVDS B channel




Close to PCH side



95 CRT\_BLUE  
95 CRT\_GREEN  
95 CRT\_RED  
95 CRT\_DDC\_CLK  
95 CRT\_DDC\_DATA  
95 CRT\_HSYNC  
95 CRT\_VSYNC



Digital Display Interface




Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

| PORT   | DDI PCH Pin Names | SDVO Mapping  | Display Port Mapping | HDMI/DVI Mapping |
|--------|-------------------|---------------|----------------------|------------------|
| PORT-B | DDPB_[0]P         | SDVO_RED      | DDPB_[0]P            | TMDSB_DATA2      |
|        | DDPB_[0]N         | SDVO_RED#     | DDPB_[0]N            | TMDSB_DATA2#     |
|        | DDPB_[1]P         | SDVO_GREEN    | DDPB_[1]P            | TMDSB_DATA1      |
|        | DDPB_[1]N         | SDVO_GREEN#   | DDPB_[1]N            | TMDSB_DATA1#     |
|        | DDPB_[2]P         | SDVO_BLUE     | DDPB_[2]P            | TMDSB_DATA0      |
|        | DDPB_[2]N         | SDVO_BLUE#    | DDPB_[2]N            | TMDSB_DATA0#     |
|        | DDPB_[3]P         | SDVO_CLK      | DDPB_[3]P            | TMDSB_CLK        |
|        | DDPB_[3]N         | SDVO_CLK#     | DDPB_[3]N            | TMDSB_CLK#       |
|        | DDPB_AUXP         | NA            | DDPB_AUXP            | NA               |
|        | DDPB_AUXN         | NA            | DDPB_AUXN            | NA               |
|        | DDPB_HPDP         | NA            | DDPB_HPDP            | HDMIIB_HPDP      |
|        | SDVO_CTRLCLK      | SDVO_CTRLCLK  | NA                   | HDMIIB_CTRLCLK   |
|        | SDVO_CTRLDATA     | SDVO_CTRLDATA | NA                   | HDMIIB_CTRLDATA  |

HR UMA




SSID = PCH



Al6 swap override Strap/Top-Block Swap Override jumper


PCI\_GNT#3 Low = Al6 swap override/Top-Block Swap Override enabled High = Default

| BOOT BIOS Strap |                |                    |
|-----------------|----------------|--------------------|
| GNT1#/GPIO51    | SATA1GP/GPIO19 | BOOT BIOS Location |
| 0               | 0              | LPC                |
| 0               | 1              | Reserved           |
| 1               | 0              | Reserved           |
| 1               | 1              | SPI(Default)       |



KBC CLK EMI

OC[3:0]# for Device 29 (Ports 0-7)  
OC[7:4]# for Device 26 (Ports 8-13)



| DMI & FDI Termination Voltage |                                             |
|-------------------------------|---------------------------------------------|
| NV_CLE                        | Set to Vss when LOW<br>Set to Vcc when HIGH |

check R1808 R1809 阻值

CRB : 2.2K  
CEKLT: 1K

USB Ext. port 1 (HS)  
External debug port use on Huron river platform

USB Table

| Pair | Device                                 |
|------|----------------------------------------|
| 0    | Touch Panel / 3G SIM                   |
| 1    | USB Ext. port 1 (HS)                   |
| 2    | Fingerprint                            |
| 3    | BLUETOOTH                              |
| 4    | Mini Card2 (WWAN)                      |
| 5    | CARD READER(DY)                        |
| 6    | X                                      |
| 7    | X                                      |
| 8    | USB Ext. port 4 / E-SATA / USB CHARGER |
| 9    | USB Ext. port 2                        |
| 10   | EDP CAMERA                             |
| 11   | Mini Card1 (WLAN)                      |
| 12   | CAMERA                                 |
| 13   | New Card                               |

SB add USB port 5

JE40 co-lay USB2.0

USB 2.0 Overcurrent Pin Default Usage

| Pin  | Default Port Mapping | Pin  | Default Port Mapping |
|------|----------------------|------|----------------------|
| OC0# | Port 0, Port 1       | OC4# | Port 8, Port 9       |
| OC1# | Port 2, Port 3       | OC5# | Port 10, Port 11     |
| OC2# | Port 4, Port 5       | OC6# | Port 12, Port 13     |
| OC3# | Port 6, Port 7       | OC7# | Not Used             |


HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                             |                     |           |
|-------|-----------------------------|---------------------|-----------|
| Title |                             | PCH (PCI/USB/NVRAM) |           |
| Size  | Document Number             | Rev                 | -1        |
| A3    | JE40-HR                     |                     |           |
| Date: | Thursday, December 02, 2010 | Sheet               | 18 of 102 |



SSID = PCH






- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3  
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX1 and FLEX2 if more than 2

www.vinafix.vn





SSID = PCH



HDA\_SYNC; This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.



2ND = 84.2N702.031

www.vinafix.vn



2ND = 84.2N702.031

www.vinafix.vn




2ND = 84.2N702.031


www.vinafix.vn

**SSID = PCH**



Note:  
For PCH debug with XDP, need to NO STUFF R2218



GPI027 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regurator,  
should not place external pull down.




|       | INTERNAL GFX | EXTERNAL GFX |
|-------|--------------|--------------|
| R2205 | DY           | 10K          |
| R2206 | 100K         | DY           |



Pass Word Clear

## JE40 delete G Sensor




NCT# TEST PIN:

COUGAR-GP-U2-NF

|                                                    |
|----------------------------------------------------|
| PLL ON DIE VR ENABLE                               |
| NOTE: This signal has a weak internal pull-up 20KΩ |
| ENABLED -- HIGH (R2212 UNSTUFFED)    DEFAULT       |
| DISABLED -- LOW (R2212 STUFFED)                    |

## SB add Zero ODD function



SB 公板 check different , check need modify or not  
check intel , R2204

**TS Signal Disable Guideline:**  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4 should not float on the motherboard. They should be tied to GND directly.


| FDI TERMINATION VOLTAGE OVERRIDE |                                                                        |
|----------------------------------|------------------------------------------------------------------------|
| GPIO37<br>(FDI_OVRVLTG)          | LOW - Tx, Rx terminated to same voltage<br>(DC Coupling Model DEFAULT) |

| DMI TERMINATION VOLTAGE OVERRIDE |                                                                        |
|----------------------------------|------------------------------------------------------------------------|
| GPIO36<br>(DMI_OVRVLTG)          | LOW - Tx, Rx terminated to same voltage<br>(DC Coupling Model DEFAULT) |

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

|                              |                                                                 |
|------------------------------|-----------------------------------------------------------------|
| Integrated Clock Chip Enable |                                                                 |
| ICC_EN#                      | HIGH (R2211 DY)- DISABLED [DEFAULT]<br><br>LOW (R2211)- ENABLED |

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.



HR UMA



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|            |                             |  |                       |    |           |
|------------|-----------------------------|--|-----------------------|----|-----------|
| Title      |                             |  | <b>PCH (GPIO/CPU)</b> |    |           |
| Size<br>A3 | Document Number             |  |                       |    | Rev       |
|            | <b>JE40-HR</b>              |  |                       |    | <b>-1</b> |
| Date:      | Thursday, December 02, 2010 |  | Sheet                 | 22 | of 102    |





SSID = PCH




HR UMA


|                                                                            |                 |     |
|----------------------------------------------------------------------------|-----------------|-----|
| 緯創資通 Wistron Corporation                                                   |                 |     |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |     |
| Title                                                                      |                 |     |
| PCH (VSS)                                                                  |                 |     |
| Size A3                                                                    | Document Number | Rev |
|                                                                            | JE40-HR         | -1  |
| Date: Thursday, December 02, 2010                                          | Sheet 25 of 102 |     |

http://hoi.elektornika.blogspot.com/

www.vinafix.vn



HR UMA


|                                                                                       |                                   |                                                                                                             |                  |
|---------------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
|  |                                   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                                                                                 |                                   |                                                                                                             |                  |
| <b><i>Clock(colay)</i></b>                                                            |                                   |                                                                                                             |                  |
| Size<br>A4                                                                            | Document Number<br><b>JE40-HR</b> |                                                                                                             | Rev<br><b>-1</b> |
| Date: Thursday, December 02, 2010                                                     |                                   | Sheet 26                                                                                                    | of 102           |





SSID = Thermal

## Thermal sensor P2800



ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)



| RADJ1 (KΩ) | RADJ2 (KΩ) | VADJ (V) | OTZ Threshold Temperature (°C) |
|------------|------------|----------|--------------------------------|
| 124        | 226        | 2.13     | 101                            |
| 118        | 226        | 2.17     | 96.3                           |
| 113        | 226        | 2.20     | 92.1                           |
| 110        | 226        | 2.22     | 89.6                           |
| 107        | 226        | 2.24     | 87                             |
| 105        | 226        | 2.25     | 85.3                           |
| 100        | 226        | 2.29     | 80.9                           |

## VGA Thermal sensor P2800

SMBUS modify to Page 84


## Fan controller P2793

\*Layout\* 15 mil




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title                              |                             |       |           |
|------------------------------------|-----------------------------|-------|-----------|
| Thermal P2800/Fan Controller P2793 |                             |       |           |
| Size                               | Document Number             | Rev   |           |
| Custom                             | JE40-HR                     | -1    |           |
| Date:                              | Thursday, December 02, 2010 | Sheet | 28 of 102 |



CLOSE TO PIN1 and 9



## B modify

# AUDIO OP AMPLIFIER

## JE40 delete AMP function

HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Audio AMP**

Size  
A4

Document Number

**JE40-HR**

Rev

**-1**


Date: Thursday, December 02, 2010

Sheet 30 of 102

<http://nobi.elektro-ma.blogspot.com/>  
**www.vinafix.vn**

SB modify L3101,2,4,5,6 to 0 ohm

SB modify R3102 DY, R3104 to pull low





HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                 |                             |             |           |
|-----------------|-----------------------------|-------------|-----------|
| Title           |                             |             |           |
| <b>BCM57780</b> |                             |             |           |
| Size            | Document Number             |             | Rev       |
| Custom          | <b>JE40-HR</b>              |             | <b>-1</b> |
| Date:           | Thursday, December 02, 2010 | Sheet 31 of | 102       |

Near CARD1 Pin11, Pin18, Pin22



-1M

HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                   |                 |       |           |
|-----------------------------------|-----------------|-------|-----------|
| Title                             |                 |       |           |
| <b>RTS5159 (CARD READER)</b>      |                 |       |           |
| Size Custom                       | Document Number |       | Rev       |
|                                   | <b>JE40-HR</b>  |       | <b>-1</b> |
| Date: Thursday, December 02, 2010 | Sheet           | 32 of | 102       |



( Blanking )

HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size

A4

Document Number

**JE40-HR**

Rev

**-1**


Date: Thursday, December 02, 2010

Sheet 33 of 102


( Blanking )

HR UMA



|                                                                                       |                                   |                                                                                                             |                  |
|---------------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
|  |                                   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                                                                                 |                                   |                                                                                                             |                  |
| <b>Reserved</b>                                                                       |                                   |                                                                                                             |                  |
| Size<br>A4                                                                            | Document Number<br><b>JE40-HR</b> |                                                                                                             | Rev<br><b>-1</b> |
| Date: Thursday, December 02, 2010                                                     |                                   | Sheet 34                                                                                                    | of 102           |




# Power Sequence



## ANNIE Run Power




Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation




5 S3 Power Reduction X01 20091111 JE40 HR modify 驗證R3710上件


Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK




SB to -1 reserve R3723



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



For U3701 not OD AND gate  
R3719 to 64.15015.6DL  
R3720 to 64.75005.6DL  
R3702 to DY

SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ/1.0-55 at 200mV and the edge must be monotonic

www.vinafix.vn


HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|                                   |                                   |                  |
|-----------------------------------|-----------------------------------|------------------|
| Title<br><b>ADAPTER</b>           |                                   |                  |
| Size<br>A3                        | Document Number<br><b>JE40-HR</b> | Rev<br><b>-1</b> |
| Date: Thursday, December 02, 2010 | Sheet 37                          | of 102           |

# ANNIE solution

## Adaptor in to generate DCBATOUT




JE40 change DCIN1 part number



HR UMA

|                  |                             |                                                                            |                 |
|------------------|-----------------------------|----------------------------------------------------------------------------|-----------------|
| <b>緯創資通</b>      |                             | <b>Wistron Corporation</b>                                                 |                 |
|                  |                             | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title            |                             |                                                                            |                 |
| <b>DCIN JACK</b> |                             |                                                                            |                 |
| Size             | Document Number             |                                                                            | Rev             |
| Custom           | <b>JE40-HR</b>              |                                                                            | <b>-1</b>       |
| Date:            | Thursday, December 02, 2010 |                                                                            | Sheet 38 of 102 |

# BATTERY CONNECTOR



EC Protect

HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BATT CONN**

Size

Document Number

**JE40-HR**

Rev

**-1**


Date: Thursday, December 02, 2010

Sheet 39 of 102

<http://nhi.elektro.mn.blogspot.com/>



| AD+ total power | R1   | R2    | AD+ total power | R1   | R2    |
|-----------------|------|-------|-----------------|------|-------|
| 65w             | 187k | 49.9k | 80w             | 137k | 49.9k |
| 90w             | 121k | 49.9k |                 |      |       |



www.vinafix.vn

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CHARGER BQ24745

Size

A3

Document Number

JE40-HR

Date

Thursday, December 02, 2010

Rev


-1

Sheet

40


of


102






| TONSEL         | CH1    | CH2    |
|----------------|--------|--------|
| GND            | 200kHz | 250kHz |
| VREF           | 300kHz | 375kHz |
| VREG3 or VREG5 | 400kHz | 500kHz |


| SKIPSEL        | VREG3 or VREG5 | VREF(2V)  | GND      |
|----------------|----------------|-----------|----------|
| Operating Mode | OOA Auto Skip  | Auto skip | PWM only |









Vcc\_core  
Iomax=53A  
OCP>97.5A




20100804  
79.47719.2BL  
Pana 470u , 2V  
ESR=6mΩ, ripple=3.5A





HR LIMA





# TPS51218D for 1D05V



DY



2nd source 還未導入 74.08237.073



Freq=360KHz

20100728  
Id=12.9A  
Qg=9.8~15nC  
Rdson=10.3~12.4mohm

PU4502  
84.15N03.037  
2nd = 84.08065.037


20100728  
Iomax=14A  
OCP>21A

Mag. 0.56uH 10\*10\*4  
DCR=1.6~1.8mohm  
Idc=25A, Isat=40A

20100906  
PL4501  
IND-D56UH-27-GP  
68.R5610.10P  
2nd = 68.R5610.10P

PTC4502  
Do Not Stuff  
2nd = 77.C3371.0512nd = 77.C3371.051

20100728  
Id=19.4A  
Qg=16.8~25.5nC  
Rdson=4.9~6.1mohm



20100728  
Vout=0.704\*(1+R1/R2)

PTC4503  
SE330U2VDM-L-GP  
79.33719.L01  
2nd = 77.C3371.0512nd = 77.C3371.051

20100728

20100728

20100728

20100728

20100728

20100728


20100728

20100728

20100728

www.vinafix.vn


```
SSID = PWR.Plane.Regulator_1p5v0p75v
```




DY

20100805

## RT8207L for 1D5V





20100906



Mag. 1.0uH 10\*10\*4      Iomax=12A  
DCR=2.9~3.3mohm      OCP>20A  
Idc=18A, Isat=36A


Iomax=12A  
OCP>20A


$$V_{out} = 0.75 * (1 + R1/R2)$$


20100728  
Iomax=1A  
OCP>1.5A

Close to output cap pin1, not inside of the output cap 2nd source 還未導入 74.51116.073

**+0.75VS**  
**I<sub>omax</sub>: 1.2A**



20100728

PU4602  
84.15N03.037  
2nd = 84.08065.037

-1 PR4608 需要將來都改32k11馬

20100728  
Id=19.4A  
Qg=16.8~25.5nC  
Rdson=4.9~6.1moh

SB R4608 chekc 修改31K6R  
Vout 需再1.55V 以上

HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|             |                             |             |     |
|-------------|-----------------------------|-------------|-----|
| Title       |                             |             |     |
| TPS5111     |                             |             |     |
| Size Custom | Document Number             |             | Rev |
|             | JE40-HR                     |             | -1  |
| Date:       | Thursday, December 02, 2010 | Sheet 46 of | 102 |

<http://hoi.eleking.com/blogspot.com/>



SSID = PWR.Plane.Regulator\_1p8v

## RT9025 for 1D8V\_S0



HR UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LDO 1D8V(RT9025)**

Size  
A4

Document Number

**JE40-HR**


Rev

**-1**

Date: Thursday, December 02, 2010

Sheet 47 of 102


## ***APL5916 for VCCSA***




|           |           |
|-----------|-----------|
| VCCSA_SEL | VCCSA_PWR |
| L         | 0.9V      |
| H         | 0.8V      |

SSID = VIDEO


## LVDS CONNECTOR



## INVERTER POWER





## Camera Power




SSID = VIDEO

## LCD POWER for ANNIE



For EMI request  
Close to LVDS connector



HR UMA

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD Connector

Size  
Custom


Document Number

JE40-HR



Rev  
-1

Date: Thursday, December 02, 2010


Sheet 49 of 102



## Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift



0806 check RN5004 擺放位置




HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title         |                             |                 |
|---------------|-----------------------------|-----------------|
| CRT Connector |                             |                 |
| Size          | Document Number             | Rev             |
| A4            | JE40-HR                     | -1              |
| Date          | Thursday, December 02, 2010 | Sheet 50 of 102 |


## HDMI CONN

HDMI DISCRETE/ UMA Co-lay



|                                     |                             |           |        |
|-------------------------------------|-----------------------------|-----------|--------|
| Title                               |                             |           |        |
| <b>HDMI Level Shifter/Connector</b> |                             |           |        |
| Size                                | Document Number             | Rev       |        |
| Custom                              | <b>JE40-HR</b>              | <b>-1</b> |        |
| Date:                               | Thursday, December 02, 2010 | Sheet 51  | of 102 |

HR UMA

|                                                                                       |                             |                            |                 |
|---------------------------------------------------------------------------------------|-----------------------------|----------------------------|-----------------|
|  |                             | <b>Wistron Corporation</b> |                 |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C.         |                             |                            |                 |
| Title                                                                                 |                             |                            |                 |
| <b>eDP</b>                                                                            |                             |                            |                 |
| Size                                                                                  | Document Number             |                            | Rev             |
| A3                                                                                    | <b>JE40-HR</b>              |                            | <b>-1</b>       |
| Date:                                                                                 | Thursday, December 02, 2010 |                            | Sheet 52 of 102 |

( Blanking )

HR UMA

|                                                                                       |                 |                                                                                                             |           |
|---------------------------------------------------------------------------------------|-----------------|-------------------------------------------------------------------------------------------------------------|-----------|
|  |                 | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                                                                                 |                 |                                                                                                             |           |
| <b>S-VIDEO</b>                                                                        |                 |                                                                                                             |           |
| Size                                                                                  | Document Number |                                                                                                             | Rev       |
| A4                                                                                    | <b>JE40-HR</b>  |                                                                                                             | <b>-1</b> |
| Date: Thursday, December 02, 2010                                                     |                 | Sheet 53 of                                                                                                 | 102       |



(Blanking)


HR UMA

|                                                                                       |                                   |                                                                                                             |
|---------------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------|
|  |                                   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
| Title                                                                                 |                                   |                                                                                                             |
| <b>Reserved</b>                                                                       |                                   |                                                                                                             |
| Size<br>A4                                                                            | Document Number<br><b>JE40-HR</b> | Rev<br><b>-1</b>                                                                                            |
| Date: Thursday, December 02, 2010                                                     |                                   | Sheet 54 of 102                                                                                             |

SSID = User.Interface

## ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.



HR UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ITP**

Size  
A4

Document Number

**JE40-HR**

Rev


**-1**

Date: Thursday, December 02, 2010



Sheet 55 of 102

SSID = SATA

## SATA HDD Connector



## ODD Connector




0707 Modify:  
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

<http://hoi.elektroplasma.blogspot.com/>

SB

## SATA Zero Power ODD

## SB modify part number



HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**HDD/ODD**

Size

Document Number

**JE40-HR**

Date \_\_\_\_\_

Thursday, December 02, 2010

Shee

of

|     |    |
|-----|----|
| Rev | -1 |
|-----|----|

ESATA Power

USB CHARGER

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER

Size  
A3

Document Number  
JE40-HR

Date: Thursday, December 02, 2010

Rev  
-1

Sheet 57 of 102

SSID = AUDIO

Speaker Connector

LINE1 OUT  
SPDIF

JE40 Modify LINE OUT

Audio at small board

MIC IN

Internal  
Microphone

JE40 delete Line in function

HR UMA

|            |                             |                                                                               |     |
|------------|-----------------------------|-------------------------------------------------------------------------------|-----|
| 緯創資通       |                             | Wistron Corporation                                                           |     |
|            |                             | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |     |
| Title      |                             |                                                                               |     |
| Audio Jack |                             |                                                                               |     |
| Size<br>A3 | Document Number             |                                                                               | Rev |
|            | JE40-HR                     |                                                                               | -1  |
| Date:      | Thursday, December 02, 2010 | Sheet 58 of                                                                   | 102 |




<http://ngoi.elektro.mka.blogspot.com/>  
www.vinafix.vn

# GIGA Lan Transformer



SSID = LOM

XF5901  
XFORM-12P-36-GP  
68.HD081.30B  
Change:68.88160.30B  
2nd = 68.HD081.30B


LAN MDI Off-Page



## SB modiyf Pin9 Pin10 SWAP





## SB modify For EMI




HR UMA

|                                                                           |  |                            |  |
|---------------------------------------------------------------------------|--|----------------------------|--|
| <b>緯創資通</b>                                                               |  | <b>Wistron Corporation</b> |  |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan Hsin 221, Taiwan, R.O.C. |  | Title                      |  |
| Size                                                                      |  | Document Number            |  |
| Custom                                                                    |  | <b>JE40-HR</b>             |  |
| Date: Thursday, December 02, 2010                                         |  | Sheet 59 of 102            |  |
| Rev                                                                       |  | <b>-1</b>                  |  |

**SPI FLASH ROM (4M byte) for PCH**  
**SSID = Flash.ROM**



**SSID = RBATT**




|           |                             |                                                                                                      |     |
|-----------|-----------------------------|------------------------------------------------------------------------------------------------------|-----|
| HR UMA    |                             |                                                                                                      |     |
| 緯創資通      |                             | Wistron Corporation<br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |     |
| Title     |                             |                                                                                                      |     |
| Flash/RTC |                             |                                                                                                      |     |
| Size      | Document Number             |                                                                                                      | Rev |
| Custom    | JE40-HR                     |                                                                                                      | -1  |
| Date:     | Thursday, December 02, 2010 | Sheet 60 of                                                                                          | 102 |



SSID = USB

## IO Board USB Power



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size  
A4

Document Number

JE40-HR


Rev

-1

Date: Thursday, December 02, 2010

Sheet 61 of 102

<http://notielektronika.blogspot.com/>




<http://ngoi-elektronika.blogspot.com/>  
**www.vinafix.vn**

HR UMA

|                                          |                                          |                                                                               |                         |
|------------------------------------------|------------------------------------------|-------------------------------------------------------------------------------|-------------------------|
| <b>緯創資通</b>                              |                                          | <b>Wistron Corporation</b>                                                    |                         |
|                                          |                                          | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                         |
| <b>Title</b>                             |                                          |                                                                               |                         |
| <b>USB 3.0 Port</b>                      |                                          |                                                                               |                         |
| <b>Size</b><br>A3                        | <b>Document Number</b><br><b>JE40-HR</b> |                                                                               | <b>Rev</b><br><b>-1</b> |
| <b>Date:</b> Thursday, December 02, 2010 | <b>Sheet</b> 62                          | <b>of</b> 102                                                                 |                         |

SSID = User.Interface  
Bluetooth Module conn.

## ANNIE Bluetooth Module



HR UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Bluetooth**

Size

Document Number

Rev

**JE40-HR**

**-1**

Date: Thursday, December 02, 2010

Sheet 63 of 102

Finger printer

JE40 delete FP function



HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RESERVED**

Size

Document Number

Rev

**JE40-HR**


**-1**

Date: Thursday, December 02, 2010

Sheet 64 of 102

SSID = Wireless





# Mini Card Connector(802.11a/b/g/n)



WLAN1  
RTW87-CONN52A-9-GP-U  
20.F1519.052  
2nd = 62.10043.A51  
3rd = 20.F1693.052  
4th = 20.F1743.052

SB modify for SIV

RF suggestion



HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.




|                                         |                                   |                  |
|-----------------------------------------|-----------------------------------|------------------|
| Title<br><b>MINICARD(WLAN)/ITP CONN</b> |                                   |                  |
| Size<br>A4                              | Document Number<br><b>JE40-HR</b> | Rev<br><b>-1</b> |
| Date: Thursday, December 02, 2010       | Sheet 65                          | of 102           |

SSID = Wireless



# Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN



RF suggestion



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size  
A4

Document Number

JE40-HR

Rev  
-1

Date: Thursday, December 02, 2010

Sheet 66 of 102


<http://www.vinafix.vn>

(Blanking)


HR UMA

|                                                                                       |                                   |                                                                                                             |                  |
|---------------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
|  |                                   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                                                                                 |                                   |                                                                                                             |                  |
| <b>Reserved</b>                                                                       |                                   |                                                                                                             |                  |
| Size<br>A4                                                                            | Document Number<br><b>JE40-HR</b> |                                                                                                             | Rev<br><b>-1</b> |
| Date: Thursday, December 02, 2010                                                     |                                   | Sheet 67                                                                                                    | of 102           |


Power button LED






Power STDBY\_LED





Battery LED2(DC\_BATFULL)




Battery LED1(CHARGE)




SATA HDD LED



WLAN\_LED



3G LED



HR UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **LED Bard/Power Button**

|        |                             |                 |
|--------|-----------------------------|-----------------|
| Size   | Document Number             | Rev             |
| Custom | <b>JE40-HR</b>              | <b>-1</b>       |
| Date:  | Thursday, December 02, 2010 | Sheet 68 of 102 |



SSID = KBC



# Internal KeyBoard Connector




26

K/B


1 SB to -1 modify Part number



## TOUCH PAD



## FFC 異面



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size  
A4

Document Number

JE40-HR


Rev  
-1

Date: Thursday, December 02, 2010

Sheet 69 of 102

www.vinafix.vn





HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Dubug connector***

Size

Document Number

Rev

**JE40-HR**

**-1**

Date: Thursday, December 02, 2010

Sheet 71 of 102

(Blanking)

HR UMA

|                     |                                        |                                                                                       |                            |
|---------------------|----------------------------------------|---------------------------------------------------------------------------------------|----------------------------|
| <div>緯創資通</div>     |                                        | <div>Wistron Corporation</div>                                                        |                            |
|                     |                                        | <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> |                            |
| <div>Title</div>    |                                        |                                                                                       |                            |
| <div>Reserved</div> |                                        |                                                                                       |                            |
| <div>Size</div>     | <div>Document Number</div>             |                                                                                       | <div>Rev</div>             |
| <div>A3</div>       | <div>JE40-HR</div>                     |                                                                                       | <div>-1</div>              |
| <div>Date:</div>    | <div>Thursday, December 02, 2010</div> |                                                                                       | <div>Sheet 72 of 102</div> |




(Blanking)

HR UMA

|                     |                                        |                                                                                       |                            |
|---------------------|----------------------------------------|---------------------------------------------------------------------------------------|----------------------------|
| <div>緯創資通</div>     |                                        | <div>Wistron Corporation</div>                                                        |                            |
|                     |                                        | <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> |                            |
| <div>Title</div>    |                                        |                                                                                       |                            |
| <div>Reserved</div> |                                        |                                                                                       |                            |
| <div>Size</div>     | <div>Document Number</div>             |                                                                                       | <div>Rev</div>             |
| <div>A3</div>       | <div>JE40-HR</div>                     |                                                                                       | <div>-1</div>              |
| <div>Date:</div>    | <div>Thursday, December 02, 2010</div> |                                                                                       | <div>Sheet 73 of 102</div> |

# SD/XD/MS Card Reader

SSID = SDIO



<http://notielektronika.blogspot.com/>

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size

Document Number

Rev

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 74 of 102

SSID = ExpressCard

+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA  
+3.3V\_CARDAUX Max. 275mA

(Blanking)

HR UMA

|                                                                                       |                                   |                                                                                                             |
|---------------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------|
|  |                                   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
| Title                                                                                 |                                   |                                                                                                             |
| <b>Reserved</b>                                                                       |                                   |                                                                                                             |
| Size<br>A4                                                                            | Document Number<br><b>JE40-HR</b> | Rev<br><b>-1</b>                                                                                            |
| Date: Thursday, December 02, 2010                                                     |                                   | Sheet 76 of 102                                                                                             |



(Blanking)

HR UMA

|                                                                                                                                          |                 |                 |
|------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                 |                 |
| Title                                                                                                                                    |                 |                 |
| Reserved                                                                                                                                 |                 |                 |
| Size                                                                                                                                     | Document Number | Rev             |
| A4                                                                                                                                       | JE40-HR         | -1              |
| Date: Thursday, December 02, 2010                                                                                                        |                 | Sheet 77 of 102 |

(Blanking)

HR UMA

|                                                                                                                                      |                 |                 |
|--------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> |                 |                 |
| Title                                                                                                                                |                 |                 |
| Reserved                                                                                                                             |                 |                 |
| Size                                                                                                                                 | Document Number | Rev             |
| A4                                                                                                                                   | JE40-HR         | -1              |
| Date: Thursday, December 02, 2010                                                                                                    |                 | Sheet 78 of 102 |

**SSID = User.Interface**

## Free Fall Sensor

### Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

### Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

HR UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Free Fall Sensor**

Size  
A4

Document Number

**JE40-HR**

Rev

**-1**

Date: Thursday, December 02, 2010

Sheet 79 of 102

( Blanking )

HR UMA

|                                                                                       |                                   |                                                                                                             |
|---------------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------|
|  |                                   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
| Title<br><b>Reserved</b>                                                              |                                   |                                                                                                             |
| Size<br>A4                                                                            | Document Number<br><b>JE40-HR</b> | Rev<br><b>-1</b>                                                                                            |
| Date: Thursday, December 02, 2010                                                     |                                   | Sheet 80 of 102                                                                                             |

(Blanking)

HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

**JE40-HR**


Rev

**-1**

Date: Thursday, December 02, 2010


Sheet 81 of 102

## PWRCN1 FFC 異面



PWRCN1  
ACES-CON10-20-GP  
**20.K0422.010**  
2nd = 20.K0382.010


## USBCN1 FFC 同面



USBCN1  
ACES-CON26-11-GP  
**20.K0315.026**  
2nd = 20.K0370.026


## 0806 change 10Pin

USBCN2  
ACES-CON10-18-GP  
**20.K0315.010**  
2nd = 20.K0392.010



## USBCN2 FFC 同面

-1 add RF connector  
BAE40 Only



RF\_CN1  
ACES-CON2-11-GP  
**20.F0772.002**  
BAE40



## Cabele Wire to BD

HR UMA


|                                                                               |                                   |                            |                  |
|-------------------------------------------------------------------------------|-----------------------------------|----------------------------|------------------|
| <b>緯創資通</b>                                                                   |                                   | <b>Wistron Corporation</b> |                  |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                   |                            |                  |
| Title                                                                         |                                   |                            |                  |
| <b>IO Board Connector</b>                                                     |                                   |                            |                  |
| Size<br>A4                                                                    | Document Number<br><b>JE40-HR</b> |                            | Rev<br><b>-1</b> |
| Date: Thursday, December 02, 2010                                             | Sheet 82                          | of                         | 102              |



## LVDS Interface




## HDMI Interface









The schematic diagram illustrates the SPI interface between the STM32F405 and the DS90LV04. The STM32F405 is configured with CS01 as the chip select, MISO as the data output, MOSI as the data input, and SCK as the clock. The DS90LV04 is configured with SMD1\_DATA as the data input, SMD1\_CLK as the clock, and SMD1\_VGA\_B0 as the output. The diagram shows the connection of the STM32F405 pins to the DS90LV04 pins and the resulting signals on the DS90LV04 pins.

**STM32F405 Configuration:**


- CS01: Do Not Stuff
- MISO: Do Not Stuff
- MOSI: Do Not Stuff
- SCK: 2nd = 84.0MHz, 0.33V

**DS90LV04 Configuration:**


- SMD1\_DATA: 21.27
- SMD1\_CLK: 21.27
- SMD1\_VGA\_B0: 300V\_VGA\_B0

**Modify SMBUS:**

The diagram shows the connection of the STM32F405 pins to the DS90LV04 pins and the resulting signals on the DS90LV04 pins.


[illegible]

|                    |                                        |                                       |                                         |                                          |                                          |
|--------------------|----------------------------------------|---------------------------------------|-----------------------------------------|------------------------------------------|------------------------------------------|
|                    | Hynix 2G<br>0110<br>128*16*8<br>800MHZ | Hynix 1G<br>0000<br>64*16*8<br>800MHZ | Samsung 1G<br>0011<br>64*16*8<br>800MHZ | Samsung 512<br>0000<br>64*16*4<br>800MHZ | Samsung 2G<br>0111<br>128*16*8<br>800MHZ |
| RO M_SIPD<br>R8627 | 34.8Kohm<br>64.34825.6DL               | 5Kohm<br>64.49915.6DL                 | 20Kohm<br>64.20025.6DL                  | 20Kohm<br>64.20025.6DL                   | 45Kohm<br>64.45325.6DL                   |






The schematic diagram illustrates the internal circuitry of the proposed 8T1M1C1B1A1 architecture. It features several key components and connections:

- Inputs and Outputs:** The top input is labeled "32V<sub>T</sub>, VGS, S0". The bottom output is labeled "DY".
- Transistors and Buffers:** The circuit includes multiple transistors (represented by circles with dots) and buffers. Key labels include:
  - RBC24: Do Not Stuff
  - RBC25: Do Not Stuff
  - RBC26: Do Not Stuff
  - RBC27: Do Not Stuff
  - RBC28: Do Not Stuff
- Control Signals:** Several control signals are shown, including:
  - DIS\_Muxless\_N12P-GS
  - DIS\_Muxless\_N12P-GV
  - DIS\_Muxless\_N12P-GS, N12P-GV-64.49915.6D
  - DY
- Connections:** The diagram shows complex interconnections between these components, with some lines labeled "Do Not Stuff".











VRAM SAMSUNG 1Gb VR.1GB0B.006  
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
 VRAM HYNIX 2Gb VR.2GB0G.001

DG requires 4x0.1uF and 8x1.0uF per VRAM chip




|                                                                                                               |                          |           |
|---------------------------------------------------------------------------------------------------------------|--------------------------|-----------|
| HR UMA                                                                                                        |                          |           |
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                          |           |
| Title                                                                                                         | <b>GPU-VRAM1,2 (1/4)</b> |           |
| Size                                                                                                          | Document Number          | Rev       |
| Custom                                                                                                        | <b>JE40-HR</b>           | <b>-1</b> |
| Date: Thursday, December 02, 2010                                                                             | Sheet 88 of              | 102       |












|        |                             |                                                                                                                            |           |
|--------|-----------------------------|----------------------------------------------------------------------------------------------------------------------------|-----------|
| HR UMA |                             | <b>緯創資通</b><br><b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title  |                             |                                                                                                                            |           |
|        |                             | <b>RT8208B +VGA CORE</b><br><b>JE40-HR</b>                                                                                 |           |
| Size   | Document Number             |                                                                                                                            | Rev       |
| Custom |                             |                                                                                                                            | -1        |
| Date:  | Thursday, December 02, 2010 | Sheet                                                                                                                      | 92 of 102 |




## +3VS to 3.3V\_DELAY Transfer




## 1D5V\_VGA\_S0

SB modify to 84.03006.A37

## 1.05V to 1.05V\_VGA\_S0 Transfer




## RT9025 for 1D8V\_VGA +3VS to 1.8V Transfer



1D8V\_S0\_NV = IFPA\_IOVDD & IFPB\_IOVDD, it should be the latest ramp up rail.





## -1 co-layout SLG55221





HR UMA

|                                                                                                                  |                 |
|------------------------------------------------------------------------------------------------------------------|-----------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title                                                                                                            |                 |
| <b>DISCRETE VGA POWER</b>                                                                                        |                 |
| Size                                                                                                             | Document Number |
| Custom                                                                                                           | <b>JE40-HR</b>  |
| Date: Thursday, December 02, 2010                                                                                | Rev             |
| Sheet 93 of 102                                                                                                  | <b>-1</b>       |

# LVDS Channel A



## Panel BL brightness/Power En/BL En



HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LVDS Switch**

Size  
A4

Document Number

**JE40-HR**


Rev  
**-1**

Date: Thursday, December 02, 2010


Sheet 94 of 102

<http://www.vinafix.vn>

Close to CRT Board CONN




## CRT DDCDATA & DDCCLK




Pull high 在CRT

## SB to -1 modify 4 port Logic



## CRT Hsync & Vsync level shift

L=>B0 -DIS  
H=>B1 -UMA



## SB to -1 modify R9503, R9504 to 10 ohm




HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                             |       |            |        |
|-------|-----------------------------|-------|------------|--------|
| Title |                             |       | CRT Switch |        |
| Size  | Document Number             | Rev   |            |        |
| A3    | JE40-HR                     | -1    |            |        |
| Date: | Thursday, December 02, 2010 | Sheet | 95         | of 102 |


<http://ngui.elektornika.blogspot.com/>

SSID = SDIO







SB to -1 BOM add SPR2




-2 delete SPR5




Change:34.40V16.001



3G Sku




Check test point



Test Point放在Dimm Door打開可量測處


Power Sequence




(AC mode)

[illegible]

red word: KBC GPIO






HR UMA

|                                                                                                                         |                                |
|-------------------------------------------------------------------------------------------------------------------------|--------------------------------|
| <b>緯創資通</b> <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                |
| Title <b>Power Block Diagram</b>                                                                                        |                                |
| Size A3                                                                                                                 | Document Number <b>JE40-HR</b> |
| Date: Thursday, December 02, 2010                                                                                       | Sheet 100 of 102               |



### KBC SMBus Block Diagram



### Audio Block Diagram

